

1. A tilt-angle implant method of forming an LDD (Lightly Doped Drain) in a high voltage device comprising the steps

3 of:

providing a silicon substrate having a plurality of active

6 and field regions defined;

forming a thick gate oxide layer over said substrate;

9

forming a gate electrode over said thick gate oxide layer;

10  
11  
12  
13  
14  
15  
16  
17

performing a first ion implantation with a tilt-angle;

forming oxide spacers on sidewalls of said gate electrode;

and

performing a second ion implantation with no tilt-angle.

18

2. The method of claim 1, wherein said forming said thick gate oxide layer is accomplished by chemical vapor

3 deposition at a temperature between about 450 to 600°C.

3. The method of claim 1, wherein said gate oxide layer has a thickness between about 3000 to 5000 angstroms (Å).

3

4. The method of claim 1, wherein said forming said gate electrode is accomplished by depositing a polysilicon layer  
3 at a temperature between about 570 to 625°C, and patterning  
said polysilicon layer.

5. The method of claim 4, wherein said patterning said polysilicon layer is accomplished with an etch recipe having  
3 gases Cl<sub>2</sub> and HBr.

6. The method of claim 4, wherein said polysilicon layer has a thickness between about 1000 to 2000 Å.

7. The method of claim 1, wherein said performing said first ion implantation for an NMOS device is accomplished  
3 with phosphorous ions at a dosage level between about 1x10<sup>13</sup> to 5x10<sup>13</sup> atoms/cm<sup>2</sup>, and at energy level between about 35 to 55 KeV.

6

8. The method of claim 1, wherein said tilt-angle is between about 40 to 45 degrees.

3

9. The method of claim 1, wherein said performing said first ion implantation for a PMOS device is accomplished  
3 with boron ions at a dosage level between about 1x10<sup>13</sup> to

$5 \times 10^{13}$  atoms/cm<sup>2</sup>, and at energy level between about 20 to 35

KeV

6

10. The method of claim 1, wherein said performing said first ion implantation is accomplished by rotating said 3 substrate at a tilt-angle between about 40 to 45°.

11. The method of claim 1, wherein said forming said oxide spacers on sidewalls of said gate electrode is accomplished 3 by depositing an oxide layer to a thickness between about 1200 to 1500 Å, and then anisotropically etching said oxide layer.

6

12. The method of claim 1, wherein said performing said drain ion implantation is accomplished with As ions at a 3 dosage level between about  $2 \times 10^{15}$  to  $5 \times 10^{15}$  atoms/cm<sup>2</sup>, and at energy level between about 40 to 60 KeV.

13. An optimum implant angle method of forming a DDD (Doubly Doped Drain) in a stacked flash memory cell 3 comprising the steps of:

providing a silicon substrate having a plurality of active 6 and field regions defined;

Forming a gate oxide layer over said substrate;

9

forming a floating gate over said thick gate oxide layer;

12 forming an inter-gate oxide layer over said floating gate;

15 forming a stacked control gate over said inter-gate oxide;

18 forming oxide spacers on sidewalls of said stacked gate;

21 performing a first lightly doped implantation with an optimum tilt-angle; and

24 performing a second heavily doped implantation with an optimum tilt-angle.

14. The method of claim 13, wherein said gate oxide layer has a thickness between about 80 to 95 Å.

3

15. The method of claim 13, wherein said forming said floating gate is accomplished by depositing a first polysilicon layer to a thickness between about 1000 to 2000 Å, and then etching said first polysilicon layer.

TSMC98-850/852

16. The method of claim 13, wherein said forming said inter-gate oxide layer over said floating gate is  
3 accomplished by growing an oxide layer at temperature between about 570 to 625 °C.

17. The method of claim 13, wherein said inter-gate oxide layer has a thickness between about 120 to 160 Å.  
3

18. The method of claim 13, wherein said forming said stacked control gate is accomplished by depositing a second  
3 polysilicon layer to a thickness between about 1500 to 2000 Å, and then etching said second polysilicon layer.

19. The method of claim 13, wherein said forming said oxide spacers on sidewalls of said stacked gate is accomplished by  
3 depositing an oxide layer to a thickness between about 1200 to 1500 Å, and then anisotropically etching said oxide layer.  
6

20. The method of claim 13, wherein said performing said first lightly doped implantation is accomplished with  
3 phosphorous ions at a dosage level between about  $1 \times 10^{13}$  atoms/cm<sup>2</sup>, and at energy level between about 35 to 55 KeV.

TSMC98-850/852

21. The method of claim 13, wherein said performing said second lightly doped implantation is accomplished with arsenic ions at a dosage level between about  $2 \times 10^{15}$  to  $5 \times 10^{15}$  atoms/cm<sup>2</sup>, and at energy level between about 40 to 60 KeV.

22. The method of claim 13, wherein said optimum tilt-angle is between about 40 to 50 °.

3

23. An optimum implant angle method of forming a DDD (Doubly Doped Drain) in a flash memory cell comprising the steps of:

providing a substrate having active and passive regions defined;

forming a plurality of gates over said substrate;

9

performing a first lightly doped implantation with an optimum tilt-angle to form a junction of said DDD in said flash memory cell;

15 performing a second heavily doped implantation with an optimum tilt-angle to form a surface region of said DDD in said flash memory cell; and

18 performing a drive-in diffusion of said doubly doped drain,  
DDD.

21  
**24.** The method of claim 23, wherein said plurality of gates  
are floating gate and control gate of said flash memory  
3 cell.

25. The method of claim 23, wherein said optimum angle is  
between about 40 to 50 °.

3  
**26.** The method of claim 23, wherein said performing said  
first lightly doped implantation is accomplished with  
3 phosphorous ions at a dosage level between about  $1 \times 10^{13}$  to  
 $5 \times 10^{13}$  atoms/cm<sup>2</sup>, and at energy level between about 35 to 55  
KeV.

6  
**27.** The method of claim 23, wherein said performing said  
second heavily doped implantation is accomplished with  
3 arsenic ions at a dosage level between about  $2 \times 10^{15}$  to  $5 \times 10^{15}$   
atoms/cm<sup>2</sup> at energy level between about 40 to 60 KeV.

28. The method of claim 23, wherein said performing said drive-in diffusion of said DDD is accomplished at a 3 temperature between about 850 to 950°C.

*sub A2*  
3

29. A stacked gate having a doubly diffused drain (DDD) comprising:

a junction having a lightly doped profile; and

6 a surface region having a heavily doped profile.

30. A stacked gate of claim 29, wherein said lightly doped profile comprises phosphorous ions at a dosage level between 3 about  $1 \times 10^{13}$  to  $5 \times 10^{13}$  atoms/cm<sup>2</sup>.

31. A stacked gate of claim 29, wherein said heavily doped profile comprises arsenic ions at a dosage level between 3 about  $1 \times 10^{15}$  to  $5 \times 10^{15}$  atoms/cm<sup>2</sup>.

*sub C2*